2022-04-23 08:59:50 +00:00
|
|
|
// SPDX-FileCopyrightText: Copyright 2018 yuzu Emulator Project
|
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2018-11-24 04:20:56 +00:00
|
|
|
|
2020-10-30 04:13:48 +00:00
|
|
|
#include "common/cityhash.h"
|
2018-11-27 23:42:21 +00:00
|
|
|
#include "common/microprofile.h"
|
2021-07-08 00:52:07 +00:00
|
|
|
#include "common/settings.h"
|
2018-11-24 04:20:56 +00:00
|
|
|
#include "core/core.h"
|
2023-05-28 23:35:51 +00:00
|
|
|
#include "core/memory.h"
|
2018-11-24 04:20:56 +00:00
|
|
|
#include "video_core/dma_pusher.h"
|
|
|
|
#include "video_core/engines/maxwell_3d.h"
|
|
|
|
#include "video_core/gpu.h"
|
2019-04-06 03:59:54 +00:00
|
|
|
#include "video_core/memory_manager.h"
|
2018-11-24 04:20:56 +00:00
|
|
|
|
|
|
|
namespace Tegra {
|
|
|
|
|
2023-05-28 23:35:51 +00:00
|
|
|
constexpr u32 MacroRegistersStart = 0xE00;
|
|
|
|
|
2021-11-05 14:52:31 +00:00
|
|
|
DmaPusher::DmaPusher(Core::System& system_, GPU& gpu_, MemoryManager& memory_manager_,
|
|
|
|
Control::ChannelState& channel_state_)
|
|
|
|
: gpu{gpu_}, system{system_}, memory_manager{memory_manager_}, puller{gpu_, memory_manager_,
|
|
|
|
*this, channel_state_} {}
|
2018-11-24 04:20:56 +00:00
|
|
|
|
|
|
|
DmaPusher::~DmaPusher() = default;
|
|
|
|
|
2018-11-27 23:42:21 +00:00
|
|
|
MICROPROFILE_DEFINE(DispatchCalls, "GPU", "Execute command buffer", MP_RGB(128, 128, 192));
|
|
|
|
|
2018-11-24 04:20:56 +00:00
|
|
|
void DmaPusher::DispatchCalls() {
|
2018-11-27 23:42:21 +00:00
|
|
|
MICROPROFILE_SCOPE(DispatchCalls);
|
|
|
|
|
2018-11-28 00:17:33 +00:00
|
|
|
dma_pushbuffer_subindex = 0;
|
|
|
|
|
2020-04-28 02:07:21 +00:00
|
|
|
dma_state.is_last_call = true;
|
|
|
|
|
2020-04-19 20:12:06 +00:00
|
|
|
while (system.IsPoweredOn()) {
|
2018-11-24 04:20:56 +00:00
|
|
|
if (!Step()) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2019-07-26 18:20:43 +00:00
|
|
|
gpu.FlushCommands();
|
2020-02-16 20:24:37 +00:00
|
|
|
gpu.OnCommandListEnd();
|
2018-11-24 04:20:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
bool DmaPusher::Step() {
|
2019-02-19 09:26:58 +00:00
|
|
|
if (!ib_enable || dma_pushbuffer.empty()) {
|
|
|
|
// pushbuffer empty and IB empty or nonexistent - nothing to do
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2020-10-30 04:13:04 +00:00
|
|
|
CommandList& command_list{dma_pushbuffer.front()};
|
|
|
|
|
|
|
|
ASSERT_OR_EXECUTE(
|
|
|
|
command_list.command_lists.size() || command_list.prefetch_command_list.size(), {
|
|
|
|
// Somehow the command_list is empty, in order to avoid a crash
|
|
|
|
// We ignore it and assume its size is 0.
|
|
|
|
dma_pushbuffer.pop();
|
|
|
|
dma_pushbuffer_subindex = 0;
|
|
|
|
return true;
|
|
|
|
});
|
|
|
|
|
|
|
|
if (command_list.prefetch_command_list.size()) {
|
|
|
|
// Prefetched command list from nvdrv, used for things like synchronization
|
2022-12-07 05:45:06 +00:00
|
|
|
ProcessCommands(command_list.prefetch_command_list);
|
2019-05-19 00:51:54 +00:00
|
|
|
dma_pushbuffer.pop();
|
2020-10-30 04:13:04 +00:00
|
|
|
} else {
|
|
|
|
const CommandListHeader command_list_header{
|
2020-11-07 08:08:19 +00:00
|
|
|
command_list.command_lists[dma_pushbuffer_subindex++]};
|
2022-02-09 14:00:05 +00:00
|
|
|
dma_state.dma_get = command_list_header.addr;
|
2020-10-30 04:13:04 +00:00
|
|
|
|
|
|
|
if (dma_pushbuffer_subindex >= command_list.command_lists.size()) {
|
|
|
|
// We've gone through the current list, remove it from the queue
|
|
|
|
dma_pushbuffer.pop();
|
|
|
|
dma_pushbuffer_subindex = 0;
|
|
|
|
}
|
2019-02-19 09:26:58 +00:00
|
|
|
|
2020-10-30 04:13:04 +00:00
|
|
|
if (command_list_header.size == 0) {
|
|
|
|
return true;
|
|
|
|
}
|
2019-02-19 09:26:58 +00:00
|
|
|
|
2020-10-30 04:13:04 +00:00
|
|
|
// Push buffer non-empty, read a word
|
2023-05-28 23:35:51 +00:00
|
|
|
if (dma_state.method >= MacroRegistersStart) {
|
2022-11-17 23:21:13 +00:00
|
|
|
if (subchannels[dma_state.subchannel]) {
|
2023-05-28 23:35:51 +00:00
|
|
|
subchannels[dma_state.subchannel]->current_dirty = memory_manager.IsMemoryDirty(
|
|
|
|
dma_state.dma_get, command_list_header.size * sizeof(u32));
|
2022-11-17 23:21:13 +00:00
|
|
|
}
|
2021-07-08 00:52:07 +00:00
|
|
|
}
|
2023-08-26 20:00:43 +00:00
|
|
|
if (Settings::IsGPULevelHigh() && dma_state.method < MacroRegistersStart) {
|
|
|
|
Core::Memory::GpuGuestMemory<Tegra::CommandHeader,
|
|
|
|
Core::Memory::GuestMemoryFlags::SafeRead>
|
|
|
|
headers(memory_manager, dma_state.dma_get, command_list_header.size,
|
|
|
|
&command_headers);
|
|
|
|
ProcessCommands(headers);
|
|
|
|
return true;
|
|
|
|
}
|
2023-05-28 23:35:51 +00:00
|
|
|
Core::Memory::GpuGuestMemory<Tegra::CommandHeader,
|
|
|
|
Core::Memory::GuestMemoryFlags::UnsafeRead>
|
|
|
|
headers(memory_manager, dma_state.dma_get, command_list_header.size, &command_headers);
|
|
|
|
ProcessCommands(headers);
|
2020-10-30 04:13:04 +00:00
|
|
|
}
|
2022-12-07 05:45:06 +00:00
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void DmaPusher::ProcessCommands(std::span<const CommandHeader> commands) {
|
|
|
|
for (std::size_t index = 0; index < commands.size();) {
|
|
|
|
const CommandHeader& command_header = commands[index];
|
2020-04-20 06:16:56 +00:00
|
|
|
|
|
|
|
if (dma_state.method_count) {
|
2019-02-19 09:26:58 +00:00
|
|
|
// Data word of methods command
|
2022-03-05 07:01:13 +00:00
|
|
|
dma_state.dma_word_offset = static_cast<u32>(index * sizeof(u32));
|
2020-04-20 06:16:56 +00:00
|
|
|
if (dma_state.non_incrementing) {
|
|
|
|
const u32 max_write = static_cast<u32>(
|
2022-12-07 05:45:06 +00:00
|
|
|
std::min<std::size_t>(index + dma_state.method_count, commands.size()) - index);
|
2020-04-20 06:16:56 +00:00
|
|
|
CallMultiMethod(&command_header.argument, max_write);
|
|
|
|
dma_state.method_count -= max_write;
|
2020-04-28 02:07:21 +00:00
|
|
|
dma_state.is_last_call = true;
|
2020-04-20 06:16:56 +00:00
|
|
|
index += max_write;
|
|
|
|
continue;
|
|
|
|
} else {
|
2020-04-28 02:07:21 +00:00
|
|
|
dma_state.is_last_call = dma_state.method_count <= 1;
|
2020-04-20 06:16:56 +00:00
|
|
|
CallMethod(command_header.argument);
|
|
|
|
}
|
2019-02-19 09:26:58 +00:00
|
|
|
|
|
|
|
if (!dma_state.non_incrementing) {
|
|
|
|
dma_state.method++;
|
2019-02-19 08:44:33 +00:00
|
|
|
}
|
2018-11-24 04:20:56 +00:00
|
|
|
|
2019-02-19 09:26:58 +00:00
|
|
|
if (dma_increment_once) {
|
|
|
|
dma_state.non_incrementing = true;
|
|
|
|
}
|
2018-11-24 04:20:56 +00:00
|
|
|
|
2019-02-19 09:26:58 +00:00
|
|
|
dma_state.method_count--;
|
|
|
|
} else {
|
|
|
|
// No command active - this is the first word of a new one
|
|
|
|
switch (command_header.mode) {
|
|
|
|
case SubmissionMode::Increasing:
|
|
|
|
SetState(command_header);
|
|
|
|
dma_state.non_incrementing = false;
|
|
|
|
dma_increment_once = false;
|
|
|
|
break;
|
|
|
|
case SubmissionMode::NonIncreasing:
|
|
|
|
SetState(command_header);
|
|
|
|
dma_state.non_incrementing = true;
|
|
|
|
dma_increment_once = false;
|
|
|
|
break;
|
|
|
|
case SubmissionMode::Inline:
|
|
|
|
dma_state.method = command_header.method;
|
|
|
|
dma_state.subchannel = command_header.subchannel;
|
2022-03-05 07:01:13 +00:00
|
|
|
dma_state.dma_word_offset = static_cast<u64>(
|
|
|
|
-static_cast<s64>(dma_state.dma_get)); // negate to set address as 0
|
2019-02-19 09:26:58 +00:00
|
|
|
CallMethod(command_header.arg_count);
|
|
|
|
dma_state.non_incrementing = true;
|
|
|
|
dma_increment_once = false;
|
|
|
|
break;
|
|
|
|
case SubmissionMode::IncreaseOnce:
|
|
|
|
SetState(command_header);
|
|
|
|
dma_state.non_incrementing = false;
|
|
|
|
dma_increment_once = true;
|
|
|
|
break;
|
2019-04-03 07:33:36 +00:00
|
|
|
default:
|
|
|
|
break;
|
2019-02-19 09:26:58 +00:00
|
|
|
}
|
2018-11-28 00:17:33 +00:00
|
|
|
}
|
2020-04-20 06:16:56 +00:00
|
|
|
index++;
|
2019-02-19 09:26:58 +00:00
|
|
|
}
|
2018-11-24 04:20:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void DmaPusher::SetState(const CommandHeader& command_header) {
|
|
|
|
dma_state.method = command_header.method;
|
|
|
|
dma_state.subchannel = command_header.subchannel;
|
|
|
|
dma_state.method_count = command_header.method_count;
|
|
|
|
}
|
|
|
|
|
|
|
|
void DmaPusher::CallMethod(u32 argument) const {
|
2020-04-28 02:07:21 +00:00
|
|
|
if (dma_state.method < non_puller_methods) {
|
2021-11-05 14:52:31 +00:00
|
|
|
puller.CallPullerMethod(Engines::Puller::MethodCall{
|
2020-12-04 19:39:12 +00:00
|
|
|
dma_state.method,
|
|
|
|
argument,
|
|
|
|
dma_state.subchannel,
|
|
|
|
dma_state.method_count,
|
|
|
|
});
|
2020-04-28 02:07:21 +00:00
|
|
|
} else {
|
2022-03-05 07:01:13 +00:00
|
|
|
auto subchannel = subchannels[dma_state.subchannel];
|
2022-11-26 23:58:06 +00:00
|
|
|
if (!subchannel->execution_mask[dma_state.method]) [[likely]] {
|
|
|
|
subchannel->method_sink.emplace_back(dma_state.method, argument);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
subchannel->ConsumeSink();
|
2022-03-05 07:01:13 +00:00
|
|
|
subchannel->current_dma_segment = dma_state.dma_get + dma_state.dma_word_offset;
|
|
|
|
subchannel->CallMethod(dma_state.method, argument, dma_state.is_last_call);
|
2020-04-28 02:07:21 +00:00
|
|
|
}
|
2018-11-24 04:20:56 +00:00
|
|
|
}
|
|
|
|
|
2020-04-20 06:16:56 +00:00
|
|
|
void DmaPusher::CallMultiMethod(const u32* base_start, u32 num_methods) const {
|
2020-04-28 02:07:21 +00:00
|
|
|
if (dma_state.method < non_puller_methods) {
|
2021-11-05 14:52:31 +00:00
|
|
|
puller.CallMultiMethod(dma_state.method, dma_state.subchannel, base_start, num_methods,
|
|
|
|
dma_state.method_count);
|
2020-04-28 02:07:21 +00:00
|
|
|
} else {
|
2022-02-09 14:00:05 +00:00
|
|
|
auto subchannel = subchannels[dma_state.subchannel];
|
2022-11-26 23:58:06 +00:00
|
|
|
subchannel->ConsumeSink();
|
2022-02-09 14:39:40 +00:00
|
|
|
subchannel->current_dma_segment = dma_state.dma_get + dma_state.dma_word_offset;
|
2022-02-09 14:00:05 +00:00
|
|
|
subchannel->CallMultiMethod(dma_state.method, base_start, num_methods,
|
|
|
|
dma_state.method_count);
|
2020-04-28 02:07:21 +00:00
|
|
|
}
|
2020-04-20 06:16:56 +00:00
|
|
|
}
|
|
|
|
|
2021-11-05 14:52:31 +00:00
|
|
|
void DmaPusher::BindRasterizer(VideoCore::RasterizerInterface* rasterizer) {
|
|
|
|
puller.BindRasterizer(rasterizer);
|
|
|
|
}
|
|
|
|
|
2018-11-24 04:20:56 +00:00
|
|
|
} // namespace Tegra
|